THE INSTITUTION
OF ELECTRICAL
ENGINEERS

IEE

IEE PROCEEDINGS-G

Circuits, Devices and Systems

Vol. 136, 1989

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

IEE Proceedings Part G

Circuits, Devices and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

Volume 136 1989 UK ISSN 0956–3768

HONORARY EDITORS

Dr. D.G. Haigh (*University College, London*)
Dr. S.S. Lawson (*University of Warwick*)
Dr. P.H. Saul (*Plessey Research Ltd*)

Pages in issues of *IEE Proceedings Part G*, 1989

Pages	Issue No.	Date
1–48	1	February
49–104	2	April
105–156	3	June
157–228	4	August
229–292	5	October
293–368	6	December

This publication is copyright under the Berne Convention and the International Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright, Designs and Patents Act 1988, Part 1, Section 38, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by The Copyright (Librarians and Archivists) (Copying of Copyright Material) Regulations 1989: SI 1989/1212, no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of papers or articles on condition that a full reference to the source is shown.

Single copies may be made for the purpose of research or private study.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $3.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA. 0956–3768/89 $3.00 + 0.00. This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Multiple copying of the content of this publication without permission is always illegal.

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling charge. The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 01 240 1871; telex: 261176 IEELDN G; facsimile: 01 240 77 35.

The IEE is not as a body responsible for the opinions expressed by individual authors in *IEE Proceedings Part G*.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1989: The Institution of Electrical Engineers

Secretary of the IEE: J.C. Williams, PhD, CEng, FIEE
Managing Editor: Bernard Dunkley; *Assistant Editor:* Kathryn Thurston
Graphics Manager: Maurice Partridge

Typeset by: Santype International Limited, Salisbury, Wiltshire, United Kingdom
Printed by: Unwin Brothers Ltd., Old Woking, Surrey, United Kingdom

Index

ABBREVIATIONS

- p paper, address or lecture
- d discussion on a paper
- a abstract of paper or address
- e errata

IEE Proceedings Part G
Circuits, Devices and Systems
Vol. 136, 1989

Author index

A

Abdulwaziz, N.K., and Marougi, S.D. Effect of an AGC amplifier on the performance of a generalised PLL in the presence of a large interfering signal p178
Abuelma'atti, M.T. Harmonic and intermodulation generation due to hot electrons in semiconductors p323
Abuelma'atti, M.T. Harmonic and intermodulation performance of differential source-coupled pair using scaled MOS transistors p95
Abuelma'atti, M.T. Multipole approximation of capacitively loaded VLSI interconnection p118
Abuelma'atti, M.T. Spectrum of a nonlinearly quantised sinusoid p313
Adibi, A., and Eshraghian, K. Generalised model for GaAs MESFET photodetectors p337
Aggarwal, S., and Bhattacharyya, A.B. see Bhattacharyya, A.B.
Ahmadi, M., Lee, H.J.J., Shridhar, M., and Ramachandran, V. Design of 2-D recursive digital filters with noncircular, symmetric cutoff boundary and constant group-delay responses p255
Alcubilla, R., Blasco, E., and Correig, X. Iterative solutions for highly doped emitters under illumination p126
Amaratunga, G.A.J., and Biswas, R. see Biswas, R.
Antoniou, G.E., Varoufakis, S.J., and Paraskevopoulos, P.N. Multidimensional continued fraction inversion p307

B

Barr, D.A., and Laverty, S.J. Efficiency and response time of a DCEL ZnS : Mn Cy powder display determined by sinusoidal frequency analysis p173
Bhattacharyya, A.B., and Aggarwal, S. Variability reduction in CMOS operational amplifiers through layout modification p79
Bhattacharyya, B.B., and Rathmore, T.S. see Rathmore, T.S.
Biey, M., and Coco, S. Design of third-order notch *RC*-active filter sections p32
Biswas, R., and Amaratunga, G.A.J. Parallel computational techniques for simulating dopant diffusion in silicon p135
Blasco, E., Alcubilla, R., and Correig, X. see Alcubilla, R.
Boussakta, S., and Holt, A.G.J. Prime-factor Hartley and Hartley-like transform calculation using transversal filter-type structures p269
Boussakta, S., and Holt, A.G.J. Relationship between the Fermat number transform and the Walsh-Hadamard transform p191
Breen, A.P., and Goodyear, C.C. Digital filter sets for frequency shift keyed modems p14
Brown, A.D., and Thomas, P.R. see Thomas, P.R.
Brown, A.D., and Thomas, P.R. Design of a language for IC mask verification and net extraction p67

C

Campabadal, F., Sarrabayrouse, G., and Prom, J.L. see Sarrabayrouse, G.
Chan, C.L., and Kwan, H.K. see Kwan, H.K.
Chan, C.L., and Kwan, H.K. Multidimensional ellipsoidally and spherically symmetric recursive digital-filter design with reduced number of optimised coefficients p301
Chan, S.C., and Ho, K.L. Prime-factor algorithm and Winograd Fourier transform algorithm for real symmetric and antisymmetric sequences p87
Chen, B.-S., and Kuo, C.-T. Stability analysis of digital filters under finite word-length effects p167
Choy, C.S., and Jones, P.L. Minimisation technique for series-gated emitter-coupled logic p105
Coco, S., and Biey, M. see Biey, M.
Correig, X., Alcubilla, R., and Blasco, E. see Alcubilla, R.
Corsi, F., Martino, S., Muschitiello, M., Stucchi, M., and Zanoni, E. SPICE simulation of latch-up anomalous effects observed by electrical measurements and IR microscopy p293

E

Eccleston, K.W. Method for determination of parasitic resistances in microwave power MESFETs p358
El-Masry, E.I., and Hix, E.G. Novel switched-capacitor integrator for high-frequency applications p263
Eshraghian, K., and Adibi, A. see Adibi, A.
Evans, W.A., and Sykes, A.M. Characterisation of a phase-sensitive detector p285

F

Freyer, J., Güttich, U., Wenger, J., and Zhang, X. Millimetre-wave planar oscillator on semi-insulating GaAs substrate p84
Fujinaka, M., Goto, T., Ishida, T., Tabei, K., and Maehara, T. Characteristics of a coil wound with copper wire around YBaCuO superconductive thin wires p279

G

Gerard, H., Grosnier, Y., and Salmer, G. see Grosnier, Y.
Gfeller, F.R. Gbit/s serialiser/deserialiser subsystem for GaAs large-scale optoelectronic integration p221
Goel, A.K., and Huang, Y.R. Modelling of crosstalk among the GaAs-based VLSI interconnections p361
Goodyear, C.C., Rahim, M., and Hughes, P.M. see Rahim, M.
Goodyear, C.C., and Breen, A.P. see Breen, A.P.
Goto, T., Fujinaka, M., Isshida, T., Tabei, K., and Maehara, T. see Fujinaka, M.
Green, R.J., and McNeill, M.G. Bootstrap transimpedance amplifier: a new configuration p57
Grosnier, Y., Gerard, H., and Salmer, G. Analysis and understanding of GaAs MESFET behaviour in power amplification p156
Güttich, U., Freyer, J., Wenger, J., and Zhang, X. see Freyer, J.

H

Hix, E.G., and El-Masry, E.I. see El-Masry, E.I.
Ho, K.L., and Chan, S.C. see Chan, S.C.
Ho, W.P.-C., Wu, J.-G., Hu, Y.H., and Yun, D.Y.Y. see Wu, J.-G.
Holt, A.G.J., and Boussakta, S. see Boussakta, S.
Hosticka, B., and Rothermel, A. see Rothermel, A.
Hu, Y.H., Wu, J.-G., Ho, W.P.-C., and Yun, D.Y.Y. see Wu, J.-G.
Huang, Y.R., and Goel, A.K. see Goel, A.K.
Hughes, P.M., Rahim, M., and Goodyear, C.C. see Rahim, M.

I

Ishida, T., Fujinaka, M., Goto, T., Tabei, K., and Maehara, T. see Fujinaka, M.

J

Jones, P.L., and Choy, C.S. see Choy, C.S.
Jovanović, V., Rabrenović, D., and Lutovac, M. see Rabrenović, D.
Jun, Y.-H., Lee, C.-W., Lee, K.-J., and Park, S.-B. Timing simulator by waveform relaxation considering the feedback effect p38

K

Kanellakis, A.J., Paraskevopoulos, P.N., Theodorou, N.J., and Varoufakis, S.J. On the canonical state-space realisation of 3-D discrete systems p19
Kazimierczuk, M.K. Analysis and design of buck/boost zero-voltage switching resonant DC/DC convertor p157
Kinniment, D.J. Pseudoanalogue operation in digital circuits p150
Ko, C.C. Simplified Gram–Schmidt preprocessor for broadband tapped delay-line adaptive array p141
Kuo, C.-T., and Chen, B.-S. see Chen, B.-S.
Kwan, H.K., and Chan, C.L. see Chan, C.L.
Kwan, H.K., and Chan, C.L. Circularly symmetric two-dimensional multiplierless FIR digital filter design using an enhanced McClellan transformation p129
Kwok, H.L. Contact resistance measurements of a MOSFET p138

L

Laverty, S.J., and Barr, D.A. see Barr, D.A.
Lawson, S.S., and Mirzai, A.R. Improved 2-port systolic adaptor for wave digital filters p121
Le-Ngoc, T., and Shayan, Y.R. see Shayan, Y.R.
Lee, C.-W., Jun, Y.-H., Lee, K.-J., and Park, S.-B. see Jun, Y.-H.
Lee, H.J.J., Ahmadi, M., Shridhar, M., and Ramachandran, V. see Ahmadi, M.
Lee, K.-J., Jun, Y.-H., Lee, C.-W., and Park, S.-B. see Jun, Y.-H.
Lee, L.S., and Nowrouzian, B. see Nowrouzian, B.
Lutovac, M., Rabrenović, D., and Jovanović, V. see Rabrenović, D.

M

Maehara, T., Fujinaka, M., Goto, T., Isshida, T., and Tabei, K. see Fujinaka, M.
Marougi, S.D., and Abdulwaziz, N.K. see Abdulwaziz, N.K.
Martino, S., Corsi, F., Muschitiello, M., Stucchi, M., and Zanoni, E. see Corsi, F.
Massara, R.E., and Younis, A.T. see Younis, A.T.
Mathew, A.V., and Unnikrishnan, R. Novel approach to modelling series resonant convertors p99
McNeill, M.G., and Green, R.J. see Green, R.J.
Mirzai, A.R., and Lawson, S.S. see Lawson, S.S.
Muschitiello, M., Corsi, F., Martino, S., Stucchi, M., and Zanoni, E. see Corsi, F.

N

Nowrouzian, B., and Lee, L.S. Minimal multiplier realisation of bilinear-LDI digital allpass networks p114

P

Papananos, Y. Feasibility of analogue computation for image processing applications p9
Paraskevopoulos, P.N., Antoniou, G.E., and Varoufakis, S.J. see Antoniou, G.E.
Paraskevopoulos, P.N., Kanellakis, A.J., Theodorou, N.J., and Varoufakis, S.J. see Kanellakis, A.J.
Park, S.-B., Jun, Y.-H., Lee, C.-W., and Lee, K.-J. see Jun, Y.-H.
Ping, L., and Sewell, J.I. High-performance filter networks and symmetric matrix systems p327
Prom, J.L., Sarrabayrouse, G., and Campabadal, F. see Sarrabayrouse, G.

R

Rabrenović, D., Jovanović, V., and Lutovac, M. Driving-point immittance with equiripple magnitude p62
Rahim, M., Goodyear, C.C., and Hughes, P.M. Design of digital discriminator filters for voice-band FSK data modems p217
Ramachandran, V., Ahmadi, M., Lee, H.J.J., and Shridhar, M. see Ahmadi, M.

Rathmore, T.S., and Bhattacharyya, B.B. Systematic approach to the time multiplexing of stray-insensitive SC networks e156
Rathore, T.S. New floating point impedance simulation using operational amplifies d155
Rothermel, A., and Hosticka, B. Speed comparison of digital BiCMOS and CMOS circuits p49
Russell, I.A.D., and Webb, P.W. see Webb, P.W.

S

Salmer, G., Grosnier, Y., and Gerard, H. see Grosnier, Y.
Sarrabayrouse, G., Campabadal, F., and Prom, J.L. Oxide-thickness determination from *C/V* measurements in an MOS capacitor p215
Sewell, J.I., and Ping, L. see Ping, L.
Shayan, Y.R., and Le-Ngoc, T. The least complex parallel Massey-Omura multiplier and its LCA and VLSI designs p345
Shridhar, M., Ahmadi, M., Lee, H.J.J., and Ramachandran, V. see Ahmadi, M.
Singh, V. New floating point impedance simulation using operational amplifiers d155
Stucchi, M., Corsi, F., Martino, S., Muschitiello, M., and Zanoni, E. see Corsi, F.
Svoboda, J.A. Current conveyors, operational amplificrs and nullors p317
Sykes, A.M., and Evans, W.A. see Evans, W.A.

T

Tabei, K., Fujinaka, M., Goto, T., Isshida, T., and Maehara, T. see Fujinaka, M.
Theodorou, N.J., Kanellakis, A.J., Paraskevopoulos, P.N., and Varoufakis, S.J. see Kanellakis, A.J.
Thomas, P.R., and Brown, A.D. see Brown, A.D.
Thomas, P.R., and Brown, A.D. Performance analysis of an IC-mask design rule check and net extraction software suite p205
Tong, K.Y. Conduction in ohmic region of sub-micrometre MOSFET p260

U

Unnikrishnan, R., and Mathew, A.V. see Mathew, A.V.

V

Varoufakis, S.J., Antoniou, G.E., and Paraskevopoulos, P.N. see Antoniou, G.E.
Varoufakis, S.J., Kanellakis, A.J., Paraskevopoulos, P.N., and Theodorou, N.J. see Kanellakis, A.J.

W

Webb, P.W., and Russell, I.A.D. Thermal resistance of gallium-arsenide field-effect transistors p229
Wenger, J., Freyer, J., Güttich, U., and Zhang, X. see Freyer, J.
Wilson, G. Compensation improvements in *RC*-active integrators p1
Wilson, G. Zero-amplifier sensitivity criterion p43
Wu, C.-Y., and Yang, Y.-H. see Yang, Y.-H.
Wu, J.-G., Hu, Y.H., Ho, W.P.-C., and Yun, D.Y.Y. Function abstraction in automatic digital-circuit design p235

Y

Yang, Y.-H., and Wu, C.-Y. Analysis and modelling of initial delay time and its impact on propagation delay of CMOS logic gates p245
Younis, A.T., and Massara, R.E. On the design of optimal switched-capacitor filters based on the use of lossy frequency-dependent negative-resistance prototype structures p351
Yun, D.Y.Y., Wu, J.-G., Hu, Y.H., and Ho, W.P.-C. see Wu, J.-G.

Z

Zanoni, E., Corsi, F., Martino, S., Muschitiello, M., and Stucchi, M. see Corsi, F.
Zhang, X., Freyer, J., Güttich, U., and Wenger, J. see Freyer, J.

Subject index

ACTIVE NETWORKS

New floating point impedance simulation using operational amplifiers. V. Singh d155

ALGORITHMS

Multidimensional continued fraction inversion. G.E. Antoniou, S.J. Varoufakis and P.N. Paraskevopoulos p307
Multipole approximation of capacitively loaded VLSI interconnection. M.T. Abuelma'atti p118
Parallel computational techniques for simulating dopant diffusion in silicon. R. Biswas and G.A.J. Amaratunga p135
Prime-factor algorithm and Winograd Fourier transform algorithm for real symmetric and antisymmetric sequences. S.C. Chan and K.L. Ho p87
Relationship between the Fermat number transform and the Walsh-Hadamard transform. S. Boussakta and A.G.J. Holt p191
Simplified Gram–Schmidt preprocessor for broadband tapped delay-line adaptive array. C.C. Ko p141

AMPLIFIERS

Bootstrap transimpedance amplifier: a new configuration. R.J. Green and M.G. McNeill p57
Effect of an AGC amplifier on the performance of a generalised PLL in the presence of a large interfering signal. N.K. Abdulwaziz and S.D. Marougi p178
New floating point impedance simulation using operational amplifiers. V. Singh d155
Variability reduction in CMOS operational amplifiers through layout modification. A.B. Bhattacharyya and S. Aggarwal p79
Zero-amplifier sensitivity criterion. G. Wilson p43

ANALOGUE COMPUTERS AND COMPUTATION

Feasibility of analogue computation for image processing applications. Y. Papananos p9
Variability reduction in CMOS operational amplifiers through layout modification. A.B. Bhattacharyya and S. Aggarwal p79

ANALOGUE-DIGITAL CONVERSION

Pseudoanalogue operation in digital circuits. D.J. Kinniment p150
Spectrum of a nonlinearly quantised sinusoid. M.T. Abuelma'atti p313

ARRAY PROCESSING

Simplified Gram–Schmidt preprocessor for broadband tapped delay-line adaptive array. C.C. Ko p141

BIPOLAR TRANSISTORS

Speed comparison of digital BiCMOS and CMOS circuits. A. Rothermel and B. Hosticka p49

CIRCUIT THEORY AND DESIGN

Compensation improvements in *RC*-active integrators. G. Wilson p1
Current conveyors, operational amplifiers and nullors. J.A. Svoboda p317
Design of a language for IC mask verification and net extraction. A.D. Brown and P.R. Thomas p67
Function abstraction in automatic digital-circuit design. J.-G. Wu, Y.H. Hu, W.P.-C. Ho and D.Y.Y. Yun p235
Gbit/s serialiser/deserialiser subsystem for GaAs large-scale optoelectronic integration. F.R. Gfeller p221
Minimal multiplier realisation of bilinear-LDI digital allpass networks. B. Nowrouzian and L.S. Lee p114
New floating point impedance simulation using operational amplifiers. V. Singh d155

COMPUTER APPLICATIONS

Design of a language for IC mask verification and net extraction. A.D. Brown and P.R. Thomas p67

COMPUTER SIMULATION

Parallel computational techniques for simulating dopant diffusion in silicon. R. Biswas and G.A.J. Amaratunga p135

CONVERTORS

Analysis and design of buck/boost zero-voltage switching resonant DC/DC convertor. M.K. Kazimierczuk p157
Novel approach to modelling series resonant convertors. A.V. Mathew and R. Unnikrishnan p99

CROSSTALK

Modelling of crosstalk among the GaAs-based VLSI interconnections. A.K. Goel and Y.R. Huang p361

DETECTION

Characterisation of a phase-sensitive detector. W.A. Evans and A.M. Sykes p285

DIGITAL CIRCUITS

Function abstraction in automatic digital-circuit design. J.-G. Wu, Y.H. Hu, W.P.-C. Ho and D.Y.Y. Yun p235
Minimal multiplier realisation of bilinear-LDI digital allpass networks. B. Nowrouzian and L.S. Lee p114
Pseudoanalogue operation in digital circuits. D.J. Kinniment p150
Speed comparison of digital BiCMOS and CMOS circuits. A. Rothermel and B. Hosticka p49
Timing simulator by waveform relaxation considering the feedback effect. Y.-H. Jun, C.-W. Lee, K.-J. Lee and S.-B. Park p38

DIGITAL FILTERS

Circularly symmetric two-dimensional multiplierless FIR digital filter design using an enhanced McClellan transformation. H.K. Kwan and C.L. Chan p129
Design of 2-D recursive digital filters with noncircular, symmetric cutoff boundary and constant group-delay responses. M. Ahmadi, H.J.J. Lee, M. Shridhar and V. Ramachandran p255
Design of digital discriminator filters for voiceband FSK data modems. M. Rahim, C.C. Goodyear and P.M. Hughes p217
Digital filter sets for frequency shift keyed modems. A.P. Breen and C.C. Goodyear p14
Improved 2-port systolic adaptor for wave digital filters. S.S. Lawson and A.R. Mirzai p121
Multidimensional ellipsoidally and spherically symmetric recursive digital-filter design with reduced number of optimised coefficients. C.L. Chan and H.K. Kwan p301
Stability analysis of digital filters under finite word-length effects. B.-S. Chen and C.-T. Kuo p167

DIODES

Millimetre-wave planar oscillator on semi-insulating GaAs substrate. J. Freyer, U. Güttich, J. Wenger and X. Zhang p84

ELECTRON DEVICES

Characteristics of a coil wound with copper wire around YBaCuO superconductive thin wires. M. Fujinaka, T. Goto, T. Isshida, K. Tabei and T. Maehara p279
Harmonic and intermodulation generation due to hot electrons in semiconductors. M.T. Abuelma'atti p323

ELECTRONIC CIRCUITS

Characterisation of a phase-sensitive detector. W.A. Evans and A.M. Sykes p285

FEEDBACK

Timing simulator by waveform relaxation considering the feedback effect. Y.-H. Jun, C.-W. Lee, K.-J. Lee and S.-B. Park p38

FIELD-EFFECT TRANSISTORS

Conduction in ohmic region of submicrometre MOSFET. K.Y. Tong p260
Thermal resistance of gallium-arsenide field-effect transistors. P.W. Webb and I.A.D. Russell p229

FILTERS AND FILTERING

Circularly symmetric two-dimensional multiplierless FIR digital filter design using an enhanced McClellan transformation. H.K. Kwan and C.L. Chan p129
Design of third-order notch *RC*-active filter sections. M. Biey and S. Coco p32
Digital filter sets for frequency shift keyed modems. A.P. Breen and C.C. Goodyear p14
High-performance filter networks and symmetric matrix systems. L. Ping and J.I. Sewell p327
Zero-amplifier sensitivity criterion. G. Wilson p43

IMAGE PROCESSING

Feasibility of analogue computation for image processing applications. Y. Papananos p9

INSTRUMENTATION AND MEASURING SCIENCE

Characterisation of a phase-sensitive detector. W.A. Evans and A.M. Sykes p285

LOGIC

Minimisation technique for series-gated emitter-coupled logic. C.S. Choy and P.L. Jones p105

MATHEMATICAL TECHNIQUES

Circularly symmetric two-dimensional multiplierless FIR digital filter design using an enhanced McClellan transformation. H.K. Kwan and C.L. Chan p129
Prime-factor Hartley and Hartley-like transform calculation using transversal filter-type structures. S. Boussakta and A.G.J. Holt p269
Prime-factor algorithm and Winograd Fourier transform algorithm for real symmetric and antisymmetric sequences. S.C. Chan and K.L. Ho p87
The least complex parallel Massey-Omura multiplier and its LCA and VLSI designs. Y.R. Shayan and T. Le-Ngoc p345

MATRIX ALGEBRA

High-performance filter networks and symmetric matrix systems. L. Ping and J.I. Sewell p327
Prime-factor Hartley and Hartley-like transform calculation using transversal filter-type structures. S. Boussakta and A.G.J. Holt p269
Relationship between the Fermat number transform and the Walsh-Hadamard transform. S. Boussakta and A.G.J. Holt p191
Simplified Gram–Schmidt preprocessor for broadband tapped delay-line adaptive array. C.C. Ko p141

METAL-OXIDE-SEMICONDUCTOR STRUCTURES

Analysis and modelling of initial delay time and its impact on propagation delay of CMOS logic gates. Y.-H. Yang and C.-Y. Wu p245
Conduction in ohmic region of submicrometre MOSFET. K.Y. Tong p260
Contact resistance measurements of a MOSFET. H.L. Kwok p138
Harmonic and intermodulation performance of differential source-coupled pair using scaled MOS transistors. M.T. Abuelma'atti p95

Improved 2-port systolic adaptor for wave digital filters. S.S. Lawson and A.R. Mirzai p121
Minimisation technique for series-gated emitter-coupled logic. C.S. Choy and P.L. Jones p105
Oxide-thickness determination from *C/V* measurements in an MOS capacitor. G. Sarrabayrouse, F. Campabadal and J.L. Prom p215
SPICE simulation of latch-up anomalous effects observed by electrical measurements and IR microscopy. F. Corsi, S. Martino, M. Muschitiello, M. Stucchi and E. Zanoni p293
Speed comparison of digital BiCMOS and CMOS circuits. A. Rothermel and B. Hosticka p49

MODELLING

Analysis and modelling of initial delay time and its impact on propagation delay of CMOS logic gates. Y.-H. Yang and C.-Y. Wu p245
Novel approach to modelling series resonant convertors. A.V. Mathew and R. Unnikrishnan p99
On the canonical state-space realisation of 3-D discrete systems. A.J. Kanellakis, P.N. Paraskevopoulos, N.J. Theodorou and S.J. Varoufakis p19

NETWORKS

Systematic approach to the time multiplexing of stray-insensitive SC networks. T.S. Rathmore and B.B. Bhattacharyya e156

OSCILLATORS

Millimetre-wave planar oscillator on semi-insulating GaAs substrate. J. Freyer, U. Güttich, J. Wenger and X. Zhang p84

PHOTODETECTORS

Generalised model for GaAs MESFET photodetectors. A. Adibi and K. Eshraghian p337

POLYNOMIALS

Design of 2-D recursive digital filters with noncircular, symmetric cutoff boundary and constant group-delay responses. M. Ahmadi, H.J.J. Lee, M. Shridhar and V. Ramachandran p255
Driving-point immittance with equiripple magnitude. D. Rabrenović, V. Jovanović and M. Lutovac p62
The least complex parallel Massey-Omura multiplier and its LCA and VLSI designs. Y.R. Shayan and T. Le-Ngoc p345

POWER CONVERSION

Analysis and design of buck/boost zero-voltage switching resonant DC/DC convertor. M.K. Kazimierczuk p157

POWER ELECTRONICS

Novel approach to modelling series resonant convertors. A.V. Mathew and R. Unnikrishnan p99

RECEIVERS

Effect of an AGC amplifier on the performance of a generalised PLL in the presence of a large interfering signal. N.K. Abdulwaziz and S.D. Marougi p178

SEMICONDUCTOR DEVICES AND MATERIALS

Efficiency and response time of a DCEL ZnS : Mn Cy powder display determined by sinusoidal frequency analysis. D.A. Barr and S.J. Laverty p173
Harmonic and intermodulation generation due to hot electrons in semiconductors. M.T. Abuelma'atti p323
Iterative solutions for highly doped emitters under illumination. R. Alcubilla, E. Blasco and X. Correig p126
Method for determination of parasitic resistances in microwave power MESFETs. K.W. Eccleston p358
Performance analysis of an IC-mask design rule check and net extraction software suite. P.R. Thomas and A.D. Brown p205

SIMULATION

New floating point impedance simulation using operational amplifiers. V. Singh d155
SPICE simulation of latch-up anomalous effects observed by electrical measurements and IR microscopy. F. Corsi, S. Martino, M. Muschitiello, M. Stucchi and E. Zanoni p293

SWITCHED CAPACITOR FILTERS

Novel switched-capacitor integrator for high-frequency applications. E.I. El-Masry and E.G. Hix p263
On the design of optimal switched-capacitor filters based on the use of lossy frequency-dependent negative-resistance prototype structures. A.T. Younis and R.E. Massara p351
Systematic approach to the time multiplexing of stray-insensitive SC networks. T.S. Rathmore and B.B. Bhattacharyya e156

TRANSISTORS

Harmonic and intermodulation performance of differential source-coupled pair using scaled MOS transistors. M.T. Abuelma'atti p95
Iterative solutions for highly doped emitters under illumination. R. Alcubilla, E. Blasco and X. Correig p126
Variability reduction in CMOS operational amplifiers through layout modification. A.B. Bhattacharyya and S. Aggarwal p79

VERY LARGE SCALE INTEGRATION

Feasibility of analogue computation for image processing applications. Y. Papananos p9
Modelling of crosstalk among the GaAs-based VLSI interconnections. A.K. Goel and Y.R. Huang p361
Multipole approximation of capacitively loaded VLSI interconnection. M.T. Abuelma'atti p118